Filter your results
- 3
- 1
- 3
- 1
- 4
- 3
- 2
- 1
- 1
- 1
- 1
- 4
- 4
- 2
- 3
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
|
|
sorted by
|
|
Hardware Implementation and Performance Analysis of Resource Efficient Probabilistic Hard Decision LDPC DecodersIEEE Transactions on Circuits and Systems I: Regular Papers, 2018, ⟨10.1109/TCSI.2018.2815008⟩
Journal articles
hal-01727259v1
|
||
Split non-binary LDPC codesInternational Symposium on Information Theory (ISIT'08), Jul 2008, Toronto, Canada. pp.955-959, ⟨10.1109/ISIT.2008.4595128⟩
Conference papers
hal-00524752v1
|
|||
|
Efficient Hardware Implementation of Probabilistic Gradient Descent Bit-FlippingIEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64 (4), pp.906 - 917. ⟨10.1109/TCSI.2016.2633581⟩
Journal articles
hal-01700290v1
|
||
|
Low-Complexity Decoding for Non-Binary LDPC Codes in High Order FieldsIEEE Transactions on Communications, 2010, 58 (5), pp.1365-1375
Journal articles
hal-00521074v1
|